














DESIGN TITLE: <b>Y Ddraig</b>	DATE: <b>05/08/2019</b>
CPU, RAM and ROM	PAGE: <b>1 of 10</b>
BY: Stephen Moody	REV: 1
	TIME: 14:38:43







DESIGN TITLE: <b>Y Ddraig</b>	DATE: <b>05/08/2019</b>
<b>CPU Support</b>	PAGE: <b>2 of 10</b>
BY: Stephen Moody	REV: 1
	TIME: 14:38:43













DESIGN TITLE: <b>Y Ddraig</b>	DATE: <b>05/08/2019</b>
<b>Audio and LEDs</b>	PAGE: <b>4 of 10</b>
BY: <b>Stephen Moody</b>	REV: <b>1</b>
	TIME: <b>14:38:43</b>




DESIGN TITLE: <b>Y Ddraig</b>	DATE: <b>05/08/2019</b>
<b>DRAM</b>	PAGE: <b>5 of 10</b>
BY: <b>Stephen Moody</b>	REV: <b>1</b>
	TIME: <b>14:38:43</b>




DESIGN TITLE: Y Ddraig	DATE: 05/08/2019
V9990 VDP	PAGE: 6 of 10
BY: Stephen Moody	REV: 1
	TIME: 14:38:43













DESIGN TITLE: <b>Y Ddraig</b>	DATE: <b>05/08/2019</b>
<b>Ethernet and Glue Logic</b>	PAGE: <b>9 of 10</b>
BY: <b>Stephen Moody</b>	REV: <b>1</b>
	TIME: <b>14:38:43</b>



DESIGN TITLE: <b>Y Ddraig</b>	DATE: <b>05/08/2019</b>
<b>Power and Decoupling</b>	PAGE: <b>10 of 10</b>
BY: Stephen Moody	REV: 1
	TIME: 14:38:43